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With the planned high-luminosity upgrade of the LHC (HL-LHC), the ATLAS detector will see its collision
rate increase by approximately a factor of 5 with respect to the current LHC operation. The earliest
hardware-based ATLAS trigger stage (“Level 1”) will have to provide a higher rejection factor in a more
difﬁcult environment: a new improved Level 1 trigger architecture is under study, which includes the
possibility of extracting with low latency and high accuracy tracking information in time for the decision
taking process. In this context, the feasibility of potential approaches aimed at providing low-latency
high-quality tracking at Level 1 is discussed.
& 2016 The Author. Published by Elsevier B.V. This is an open access article under the CC BY license
(http://creativecommons.org/licenses/by/4.0/).1. Introduction
The Large Hadron Collider [1] upgrade program [2] foresees two
major long shutdowns (LS2 and LS3) allowing detector and
machine upgrades. These are interspersed between collision peri-
ods for physics (Run II–IV). The high-luminosity phase corresponds
to Run IV and requires such an extensive upgrade program to be
considered in many respects a new project: signiﬁcant R&D activ-
ities are under way to maximally exploit this phase. The high-
luminosity upgrade will start after 2022 with the aim of reaching a
peak instantaneous luminosity between 5 1034 Hz=cm2 and
7:5 1034 Hz=cm2: ATLAS aims at integrating Z3 ab1 in this
phase. As of today, a full picture of the achievable analyses in this
regime cannot be drawn, but the aim of this upgrade deﬁnitely
includes ATLAS accessing large fraction of the SUSY phase space [3]
and the expansion of its Higgs physics reach [4] and precision
measurements of the Higgs and top-quark sectors. ATLAS will be
facing challenging conditions: event pile-up is expected to increase
to the level of oμ4  200. Because of such conditions and in order
to prepare for the unforeseen, the design of the ATLAS trigger sys-
tem [2] aims to implement sufﬁcient redundancy to be robust and
ﬂexible. The trigger primitives relevant to the 3 ab1 physics pro-
gram are hard to predict but will most likely focus on objects with
masses in proximity to the electroweak scale. In order to gain full
trigger efﬁciency at those scales, it is imperative to have the ability
to identify and select events with leptons at momenta of the orderB.V. This is an open access articleof 10 GeV. The L1Track project will implement hardware-based
charged track reconstruction to obtain 5 background reduction for
single leptons through track matching. With a target of 95% efﬁ-
ciency, this will provide a ﬂexible key instrument for rate control at
early trigger stages. In order to attain this efﬁciency, tracks must be
reconstructed with high-efﬁciency for pTZ4 GeV.2. L1Track in the context of the ATLAS upgrade program
The ATLAS trigger and data acquisition system processes data from
the detectors front-end electronics and proceeds in two major stages.
These correspond to the hardware (Level 1) and software (HLT: High
Level Trigger) steps of its trigger path. Upon event acceptance, Level
1 primitives are communicated to the HLT as Regions of Interest (RoI):
geometrical sub-regions of the ATLAS detector that can be identiﬁed,
readout and processed by the early HLT stages. In parallel with the
trigger decision stages, data are readout, merged and built into a single
event and output to permanent storage.
The upgrade of the ATLAS TDAQ system [5,2] will happen
incrementally through the LHC upgrade phases, evolving into a
much higher performance system by the end of Phase 2 (LS3). The
just concluded Phase 0 (LS1) [6,7] has been characterised by the
merging of the two HLT stages into a single entity, the inclusion of
topological capabilities in the Level 1 trigger hardware and the
improved pile-up suppression of the Level 1 calorimetric trigger
hardware. In Phase 1 (2018–2019, LS2), this suppression will be
further enhanced by reﬁning the calorimeter readout granularity
at trigger level, thus improving the clustering algorithm [8]. Theunder the CC BY license (http://creativecommons.org/licenses/by/4.0/).
Fig. 1. Distribution of the simulated full ITk readout latency (colours and numerical
values in the plot, in μs) across the ITk strip detector geometry for 1 MHz L0-accept
rate [11]. After the optimisation of FIFO sizes, R3 prioritisation and readout topol-
ogy, all latencies are well below the 20 μs budget for the projected Level 1 rate, and
suggest that even full rather than regional processing could be implemented in
L1Track. Latency is measured at the 99th percentile in arrival time.
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in Phase 0 the extended barrel muon ð1:0r jηjr1:3Þ trigger fake
rejection has been improved thanks to the coincidence with muon
identiﬁcation in the hadronic calorimeter. Phase 2 upgrades will
emphasise further the reduction of fake rates and improvement of
detector resolution to maintain physics efﬁciency and maximise
background rejection.
The ATLAS inner tracker [9,10] will be completely replaced with
a lighter detector (ITk) extending to higher rapidities. It will be a
full silicon-based device to allow the high-precision interception
of charged tracks in at least 14 points. The innermost layers will be
based on approximately 638 106 pixels of 25 150 μm2 and 50
250 μm2 (compared to the current 80 106 pixels of
50 400 μm2). The outer ITk layers will be made of double-sided
silicon strip detectors with 74:5 μm spaced strips (at 40 mrad
stereo angle), ranging in length from 2.45 cm to 4.9 cm, for a total
of  74 106 strips. The ITk will be readout at 1 MHz rate. The
same RoI approach already introduced in the ATLAS trigger system
provides a potential reduction to the amount of information to be
processed from the ITk layers: if fast trigger primitives can be
identiﬁed early enough, these can be used to seed the readout of
speciﬁc ITk regions at high rate. A ﬁrst decision can then be taken
with this reduced information, allowing the full-ITk readout to be
delayed till a later trigger stage. This approach would effectively
introduce a new trigger level (Level 0).
The option of a Level 0 readout would split the ATLAS hardware
trigger in two stages (Level 0 and Level 1): the Phase 1 decision
system will be fed by a new Level 0 decision based on fast calori-
metric and muonic primitives. These will identify Level 0 RoIs for
regional track identiﬁcation in time for Level 1 decision. The Level
1Track systemwill have to ﬁt in a r24 μs total decision latency (L0
accept to Level 1 accept), subdivided in 6 μs for regional ITk readout
requests (RRR or R3), 12–15 μs for track identiﬁcation and recon-
struction, and 3–6 μs for data propagation and global Level 1 deci-
sion. Current studies are aimed at determining the feasibility and
architecture needed to fulﬁl these constraints.
2.1. ITk readout latencies and off-detector processing
The strip tracker readout is based on the ABC130 ASIC, where a
double-buffer architecture has been implemented to reﬂect thetwo hardware trigger levels. Upon L0 acceptance an RoI map
identiﬁes subsets of data from the Level 1 buffer which are readout
prior to Level 1 acceptance. Depending on the detector stave size
and geometry, multiple ABC130 are linked to a Hybrid Chip Con-
troller (HCC) in a star topology. Detailed simulations [11] (Fig. 1)
have shown that through prioritisation of the R3 readouts with
respect to Level 1 accept data and the use of a star topology (rather
than daisy-chain), even the most occupied ITk strip regions can
provide R3 data for 10% of L0 accepts well within 6 μs.
Studies have been performed so far mostly on the imple-
mentation of track ﬁnding and ﬁtting based on the architecture
and ASIC strategy of the Fast TracK project [12]: pattern recogni-
tion is based on associative memories, with each location corre-
sponding to a coarse resolution pattern of superstrips (coarser bins
of strips) on the ITK layers. Tracks are then ﬁtted with a linear
FPGA-based algorithm. The number of associative memory loca-
tions needed has been studied by simulating O(100M) single
muons in a volume corresponding to about 1/800th of ITK. Pre-
liminary studies based on the use of the strip detector information
alone show that Oð109Þ patterns is needed for full ITK coverage
(requiring 10 ATCA shelves based on FTK hardware projections).
Many more details (use of pixel layers, detailed hardware design)
are under study and will be deﬁned in the coming months.3. Conclusions
HL-LHC will require a signiﬁcant redesign of the ATLAS detector
and TDAQ system, with improved rejection at early trigger stages
to cope with the harsh pile-up conditions. L1Track will provide an
essential contribution to this rejection through hardware based
track reconstruction. The ATLAS constraints of L1A r 400 kHz and
Level 1 Latency r30 μs make the Level 0/1 approach optimal and
the use of RoI-based L1Track possible. The possibility of full Pixel
detector readout at 1 MHz would add ﬂexibility, but has not yet
been studied. An ITk readout latency of 6 μs seems achievable, and
ﬁrst pattern recognition results, using Strips only, indicate that the
FTK concept would work well also for L1Track at the HL-LHC.References
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